Search Results - (( based encryption path algorithm ) OR ( variable extraction path algorithm ))

  • Showing 1 - 5 results of 5
Refine Results
  1. 1

    Route optimization security in mobile IPv6 wireless networks: a test-bed experience by Mehdizadeh, Abbas, Khatun, Sabira, Mohd Ali, Borhanuddin, Raja Abdullah, Raja Syamsul Azmir, Kurup, Gopakumar

    Published 2008
    “…This algorithm is able to detect and prevent the attacker from modifying the data with using an encryption algorithm by cost of little bit increase but tolerable delay. …”
    Get full text
    Get full text
    Conference or Workshop Item
  2. 2

    Security enhancement of route optimization in mobile IPv6 networks by Mehdizadeh, Abbas, Khatun, Sabira, Mohd Ali, Borhanuddin, Raja Abdullah, Raja Syamsul Azmir, Kurup, Gopakumar

    Published 2008
    “…This algorithm is able to detect and prevent the attacker from modifying the data with using an encryption algorithm by cost of little bit increase but tolerable delay. …”
    Get full text
    Get full text
    Get full text
    Article
  3. 3

    A review of slicing techniques in software engineering by Shah, Asadullah, Raza, Ali, Hassan, Basri, Shah, Abdul Salam

    Published 2015
    “…A common practice now is to extract the sub models out of the giant models based upon the slicing criteria. …”
    Get full text
    Get full text
    Get full text
    Proceeding Paper
  4. 4

    Image orientation watermarking technique for copyright protection by Jasim, Hend Muslim

    Published 2016
    “…In return, a copyright gains its validity based on such robust characteristics. Watermarking attracts much interest in algorithm design to enable a signature to be embedded on secrecy and encryption beds. …”
    Get full text
    Get full text
    Get full text
    Thesis
  5. 5

    Magnetic resonance imaging sense reconstruction system using FPGA / Muhammad Faisal Siddiqui by Muhammad Faisal , Siddiqui

    Published 2016
    “…Furthermore, variable databus widths are used in the data path of the proposed architecture, which leads to reducing the hardware cost and silicon area. …”
    Get full text
    Get full text
    Get full text
    Thesis