Text this: On Defect Oriented Testing for Hybrid CMOS/memristor Memory