Text this: Optimization and analysis of FPGA-based systolic array for matrix multiplication