Text this: Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA.