Text this: Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA