Text this: Design of a sub-picosecond jitter with adjustable-range CMOS delay-locked loop for high-speed and low-power applications