Text this: Sub-picosecond jitter resolution wide range digital delay line for SoC integration