Text this: Analysis and modeling of ASIC area at early-stage design for standard cell library selection