Power and Area Optimization in NoC by using Tailor Made Partitioning
NoC became a new paradigm to replace the SoC since the existing bus based system unable to accommodate the complexity of the SoC. A huge number of components were involved in the on-chip design. Each of these components needs to communicate with each other and carry their own function that will affe...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Book |
| Language: | en |
| Published: |
LAP LAMBERT Academic Publishing
2016
|
| Subjects: | |
| Online Access: | http://ir.unimas.my/id/eprint/41663/1/Power%20and%20Area%20Optimization%20in%20NoC.pdf http://ir.unimas.my/id/eprint/41663/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | NoC became a new paradigm to replace the SoC since the existing bus based system unable to accommodate the complexity of the SoC. A huge number of components were involved in the on-chip design. Each of these components needs to communicate with each other and carry their own function that will affect the scalability and the testability of the SoC in general. This project analyzes the main sources of power consumption in NoC based systems. Analytical power models of global interconnection links are studied at different levels of abstraction. Additionally, power measurement experiments are performed for different types of n-level network with related to die area of NoC. |
|---|