Text this: Delay Aware Topology Generation for Network on Chip