Text this: Cost reduction in bottom-up hierarchical-based VLSI floorplanning designs