Hardware design of convolutional encoder and decoder for digital communication system / Sayed Aziz Sayed Hussin
This paper focused on Convolutional Codes as one of the error detection and correction technique that use special generator polynomial. The first generator polynomial is X3 +X*+ X1 + 1 (1111) and the second generator polynomial is X3 + X2 + 1 (1011). The simulation is performing using Circuit Maker...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | en |
| Published: |
2003
|
| Subjects: | |
| Online Access: | https://ir.uitm.edu.my/id/eprint/68030/2/122154.pdf https://ir.uitm.edu.my/id/eprint/68030/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1847097703918469120 |
|---|---|
| author | Sayed Hussin, Sayed Aziz |
| author_facet | Sayed Hussin, Sayed Aziz |
| author_sort | Sayed Hussin, Sayed Aziz |
| building | Tun Abdul Razak Library |
| collection | Institutional Repository |
| content_provider | Universiti Teknologi Mara |
| content_source | UiTM Institutional Repository |
| continent | Asia |
| country | Malaysia |
| description | This paper focused on Convolutional Codes as one of the error detection and correction technique that use special generator polynomial. The first generator polynomial is X3 +X*+ X1 + 1 (1111) and the second generator polynomial is X3 + X2 + 1 (1011). The simulation is performing using Circuit Maker for the Clock Pulse Generator to make sure the pulse is available of the D-type Flip Flop to operate. This process also is done to make sure that the pulse that we got is the suitable pulse, which is not to fast and also not too slow. The simulation process for the encoder and decoder of this hardware is perform using XILINX Designer version 2.1 toolbox to determine the process and technique of creating a digital circuit and demonstrates how the design work in encoder and decoder. This project is base on Convolution Codes including the theory, simulation technique and the hardware development of Convolutional Codes. |
| format | Thesis |
| id | my.uitm.ir-68030 |
| institution | Universiti Teknologi Mara |
| language | en |
| publishDate | 2003 |
| record_format | eprints |
| spelling | my.uitm.ir-680302025-10-21T02:31:20Z https://ir.uitm.edu.my/id/eprint/68030/ Hardware design of convolutional encoder and decoder for digital communication system / Sayed Aziz Sayed Hussin Sayed Hussin, Sayed Aziz Telecommunication This paper focused on Convolutional Codes as one of the error detection and correction technique that use special generator polynomial. The first generator polynomial is X3 +X*+ X1 + 1 (1111) and the second generator polynomial is X3 + X2 + 1 (1011). The simulation is performing using Circuit Maker for the Clock Pulse Generator to make sure the pulse is available of the D-type Flip Flop to operate. This process also is done to make sure that the pulse that we got is the suitable pulse, which is not to fast and also not too slow. The simulation process for the encoder and decoder of this hardware is perform using XILINX Designer version 2.1 toolbox to determine the process and technique of creating a digital circuit and demonstrates how the design work in encoder and decoder. This project is base on Convolution Codes including the theory, simulation technique and the hardware development of Convolutional Codes. 2003 Thesis NonPeerReviewed text en https://ir.uitm.edu.my/id/eprint/68030/2/122154.pdf Sayed Hussin, Sayed Aziz (2003) Hardware design of convolutional encoder and decoder for digital communication system / Sayed Aziz Sayed Hussin. (2003) Degree thesis, thesis, Universiti Teknologi MARA (UiTM). |
| spellingShingle | Telecommunication Sayed Hussin, Sayed Aziz Hardware design of convolutional encoder and decoder for digital communication system / Sayed Aziz Sayed Hussin |
| title | Hardware design of convolutional encoder and decoder for digital communication system / Sayed Aziz Sayed Hussin |
| title_full | Hardware design of convolutional encoder and decoder for digital communication system / Sayed Aziz Sayed Hussin |
| title_fullStr | Hardware design of convolutional encoder and decoder for digital communication system / Sayed Aziz Sayed Hussin |
| title_full_unstemmed | Hardware design of convolutional encoder and decoder for digital communication system / Sayed Aziz Sayed Hussin |
| title_short | Hardware design of convolutional encoder and decoder for digital communication system / Sayed Aziz Sayed Hussin |
| title_sort | hardware design of convolutional encoder and decoder for digital communication system / sayed aziz sayed hussin |
| topic | Telecommunication |
| url | https://ir.uitm.edu.my/id/eprint/68030/2/122154.pdf https://ir.uitm.edu.my/id/eprint/68030/ |
| url_provider | http://ir.uitm.edu.my/ |