Study the effect of drain induced barrier lowering (DIBL) in CMOS device by using silvaco TCAD / Hashimah Hashim , Shafinaz Sobihana Shariffudin , Puteri Sarah Mohamad &Aad
A study of drain induced barrier lowering (DIBL) in CMOS device is presented. The study is based on the effect of DIBL due to short channel transistor. Three different values of drain voltage are biased in NMOS and PMOS device to see the role of this voltage on DIBL effects. From drain current, Id v...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Research Reports |
| Language: | en |
| Published: |
Institute of Research, Development and Commercialization , Universiti Teknologi MARA
2007
|
| Subjects: | |
| Online Access: | https://ir.uitm.edu.my/id/eprint/1413/1/LP_HASHIMAH_HASHIM_07_24.pdf https://ir.uitm.edu.my/id/eprint/1413/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1833058097108615168 |
|---|---|
| author | Hashimah, Hashim Shafinaz Sobihana, Shariffudin Puteri Sarah, Mohamad |
| author_facet | Hashimah, Hashim Shafinaz Sobihana, Shariffudin Puteri Sarah, Mohamad |
| author_sort | Hashimah, Hashim |
| building | Tun Abdul Razak Library |
| collection | Institutional Repository |
| content_provider | Universiti Teknologi Mara |
| content_source | UiTM Institutional Repository |
| continent | Asia |
| country | Malaysia |
| description | A study of drain induced barrier lowering (DIBL) in CMOS device is presented. The study is based on the effect of DIBL due to short channel transistor. Three different values of drain voltage are biased in NMOS and PMOS device to see the role of this voltage on DIBL effects. From drain current, Id versus gate voltage, Vg curve, the value of DIBL (in milivolts) is obtained and analyzed to complete the analysis of DIBL in CMOS device. DIBL can be measured as the different in threshold voltage, Vt between a low and a high drain bias, Vd. Therefore, the value of DIBL is measured based on two different drain voltages. From Id versus Vd curve, it will show three different operation mode regions which are cut-off region, triode/linear region and saturation region. It also will show the maximum drain current, Id(max) and saturation slope of both NMOS and
PMOS device. All these simulation process are obtained by using SILVACO TCAD tools. Various electrical parameters are examined and plotted such as vertical and horizontal electrical field, potential, recombination rates, hole concentration and electron concentration. In this software, it can simulate MOSFET device by using ATHENA and ATLAS. The MOSFET structure and I-V characteristics also can be plotted using TONYPLOT. There are several fabrication process need to be changed to illustrate selected degradation that occur while scaling MOSFET e.g. implantation, oxide thickness and substrate doping concentration. The implantation temperature and the quantity of Hydrochloric Acid (HCL) in MOSFET device needs to be adjusted in order to reduce short channel effects i.e. drain induced barrier lowering, DIBL. |
| format | Research Reports |
| id | my.uitm.ir-1413 |
| institution | Universiti Teknologi Mara |
| language | en |
| publishDate | 2007 |
| publisher | Institute of Research, Development and Commercialization , Universiti Teknologi MARA |
| record_format | eprints |
| spelling | my.uitm.ir-14132022-08-09T14:20:11Z https://ir.uitm.edu.my/id/eprint/1413/ Study the effect of drain induced barrier lowering (DIBL) in CMOS device by using silvaco TCAD / Hashimah Hashim , Shafinaz Sobihana Shariffudin , Puteri Sarah Mohamad &Aad Hashimah, Hashim Shafinaz Sobihana, Shariffudin Puteri Sarah, Mohamad TK Electrical engineering. Electronics. Nuclear engineering A study of drain induced barrier lowering (DIBL) in CMOS device is presented. The study is based on the effect of DIBL due to short channel transistor. Three different values of drain voltage are biased in NMOS and PMOS device to see the role of this voltage on DIBL effects. From drain current, Id versus gate voltage, Vg curve, the value of DIBL (in milivolts) is obtained and analyzed to complete the analysis of DIBL in CMOS device. DIBL can be measured as the different in threshold voltage, Vt between a low and a high drain bias, Vd. Therefore, the value of DIBL is measured based on two different drain voltages. From Id versus Vd curve, it will show three different operation mode regions which are cut-off region, triode/linear region and saturation region. It also will show the maximum drain current, Id(max) and saturation slope of both NMOS and PMOS device. All these simulation process are obtained by using SILVACO TCAD tools. Various electrical parameters are examined and plotted such as vertical and horizontal electrical field, potential, recombination rates, hole concentration and electron concentration. In this software, it can simulate MOSFET device by using ATHENA and ATLAS. The MOSFET structure and I-V characteristics also can be plotted using TONYPLOT. There are several fabrication process need to be changed to illustrate selected degradation that occur while scaling MOSFET e.g. implantation, oxide thickness and substrate doping concentration. The implantation temperature and the quantity of Hydrochloric Acid (HCL) in MOSFET device needs to be adjusted in order to reduce short channel effects i.e. drain induced barrier lowering, DIBL. Institute of Research, Development and Commercialization , Universiti Teknologi MARA 2007 Research Reports NonPeerReviewed text en https://ir.uitm.edu.my/id/eprint/1413/1/LP_HASHIMAH_HASHIM_07_24.pdf Study the effect of drain induced barrier lowering (DIBL) in CMOS device by using silvaco TCAD / Hashimah Hashim , Shafinaz Sobihana Shariffudin , Puteri Sarah Mohamad &Aad. (2007) [Research Reports] <http://terminalib.uitm.edu.my/1413.pdf> (Submitted) |
| spellingShingle | TK Electrical engineering. Electronics. Nuclear engineering Hashimah, Hashim Shafinaz Sobihana, Shariffudin Puteri Sarah, Mohamad Study the effect of drain induced barrier lowering (DIBL) in CMOS device by using silvaco TCAD / Hashimah Hashim , Shafinaz Sobihana Shariffudin , Puteri Sarah Mohamad &Aad |
| title | Study the effect of drain induced barrier lowering (DIBL) in CMOS device by using silvaco TCAD / Hashimah Hashim , Shafinaz Sobihana Shariffudin , Puteri Sarah Mohamad &Aad |
| title_full | Study the effect of drain induced barrier lowering (DIBL) in CMOS device by using silvaco TCAD / Hashimah Hashim , Shafinaz Sobihana Shariffudin , Puteri Sarah Mohamad &Aad |
| title_fullStr | Study the effect of drain induced barrier lowering (DIBL) in CMOS device by using silvaco TCAD / Hashimah Hashim , Shafinaz Sobihana Shariffudin , Puteri Sarah Mohamad &Aad |
| title_full_unstemmed | Study the effect of drain induced barrier lowering (DIBL) in CMOS device by using silvaco TCAD / Hashimah Hashim , Shafinaz Sobihana Shariffudin , Puteri Sarah Mohamad &Aad |
| title_short | Study the effect of drain induced barrier lowering (DIBL) in CMOS device by using silvaco TCAD / Hashimah Hashim , Shafinaz Sobihana Shariffudin , Puteri Sarah Mohamad &Aad |
| title_sort | study the effect of drain induced barrier lowering (dibl) in cmos device by using silvaco tcad / hashimah hashim , shafinaz sobihana shariffudin , puteri sarah mohamad &aad |
| topic | TK Electrical engineering. Electronics. Nuclear engineering |
| url | https://ir.uitm.edu.my/id/eprint/1413/1/LP_HASHIMAH_HASHIM_07_24.pdf https://ir.uitm.edu.my/id/eprint/1413/ |
| url_provider | http://ir.uitm.edu.my/ |