Text this: Efficient cache replacement policy for minimising error rate in L2-STT-MRAM caches