Text this: Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM