Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM
Saved in:
| Main Author: | |
|---|---|
| Format: | Final Year Project / Dissertation / Thesis |
| Published: |
2013
|
| Subjects: | |
| Online Access: | http://eprints.utar.edu.my/1175/1/CT%2D2013%2D1002389%2D1.pdf http://eprints.utar.edu.my/1175/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1833427884735201280 |
|---|---|
| author | Ching, Li-Lynn |
| author_facet | Ching, Li-Lynn |
| author_sort | Ching, Li-Lynn |
| building | UTAR Library |
| collection | Institutional Repository |
| content_provider | Universiti Tunku Abdul Rahman |
| content_source | UTAR Institutional Repository |
| continent | Asia |
| country | Malaysia |
| format | Final Year Project / Dissertation / Thesis |
| id | my-utar-eprints.1175 |
| institution | Universiti Tunku Abdul Rahman |
| publishDate | 2013 |
| record_format | eprints |
| spelling | my-utar-eprints.11752014-07-03T03:36:34Z Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM Ching, Li-Lynn T Technology (General) 2013-08-30 Final Year Project / Dissertation / Thesis NonPeerReviewed application/pdf http://eprints.utar.edu.my/1175/1/CT%2D2013%2D1002389%2D1.pdf Ching, Li-Lynn (2013) Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM. Final Year Project, UTAR. http://eprints.utar.edu.my/1175/ |
| spellingShingle | T Technology (General) Ching, Li-Lynn Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM |
| title | Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM |
| title_full | Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM |
| title_fullStr | Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM |
| title_full_unstemmed | Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM |
| title_short | Memory system design: Integration of caches, translation lookaside buffers (TLB) and SDRAM |
| title_sort | memory system design: integration of caches, translation lookaside buffers (tlb) and sdram |
| topic | T Technology (General) |
| url | http://eprints.utar.edu.my/1175/1/CT%2D2013%2D1002389%2D1.pdf http://eprints.utar.edu.my/1175/ |
| url_provider | http://eprints.utar.edu.my |