Search Results - Norina, Idris
- Showing 1 - 8 results of 8
-
1
8-bits X 8-bits modified Booth 1’s complement multiplier by Norafiza Salehan
Published 2008Get full text
Learning Object -
2
High speed six operands 16-bits carry save adder by Awatif Hashim
Published 2008Get full text
Learning Object -
3
16-Bits Carry Look-Ahead Adder as a High Speed Adder by Normala Muhd. Hussain
Published 2008Get full text
Learning Object -
4
The memory-less method of generating multiplicative inverse values for S-box in AES algorithm by Siti Zarina, Md Naziri, Norina, Idris
Published 2009Get full text
Working Paper -
5
Comparison of Speed on 5 Adder Architectures by Norina Mohd Yusoff
Published 2008Get full text
Learning Object -
6
16-Bits High Speed Carry Select Adder by Nur Syuhada Muhammad Khariri
Published 2008Get full text
Learning Object -
7
High speed 8-bits x 8-bits Wallace Tree multiplier by Tajul Hamimi Harun
Published 2008Get full text
Learning Object -
8
