Search Results - Maher Assaad

  • Showing 1 - 8 results of 8
Refine Results
  1. 1
    Design and FPGA implementation of PLL-based quarter-rate clock and data recovery circuit

    Design and FPGA implementation of PLL-based quarter-rate clock and data recovery circuit by Maher Assaad, Fawnizu Azmadi bin Hussin

    Published 2012
    Get full text
    Citation Index Journal
    Save to List
    Saved in:
  2. 2
    Design and FPGA Implementation of PLL-based Quarter-rate Clock and Data Recovery Circuit

    Design and FPGA Implementation of PLL-based Quarter-rate Clock and Data Recovery Circuit by Maher Assaad, Fawnizu Azmadi bin Hussin

    Published 2012
    Get full text
    Citation Index Journal
    Save to List
    Saved in:
  3. 3
    A Miniaturized Metamaterial-Based Dual-Band 4×4 Butler Matrix With Enhanced Frequency Ratio for Sub-6 GHz 5G Applications

    A Miniaturized Metamaterial-Based Dual-Band 4×4 Butler Matrix With Enhanced Frequency Ratio for Sub-6 GHz 5G Applications by ABDULKADIR BELLO SHALLAH, ABDULKADIR BELLO SHALLAH, FARID ZUBIR, FARID ZUBIR, MOHAMAD KAMAL A. RAHIM, MOHAMAD KAMAL A. RAHIM, NOORLINDAWATY MD. JIZAT, NOORLINDAWATY MD. JIZAT, ABDUL BASIT, ABDUL BASIT, MAHER ASSAAD, MAHER ASSAAD, HUDA A. MAJID, HUDA A. MAJID

    Published 2024
    Get full text
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  4. 4
    A CMOS Interface Circuit Design for a 32-level Resolution Light Sensor

    A CMOS Interface Circuit Design for a 32-level Resolution Light Sensor by Israel , Yohannes, Maher, Assaad, Nor Hisham , Hamid

    Published 2013
    Get full text
    Get full text
    Citation Index Journal
    Save to List
    Saved in:
  5. 5
    A wide-range programmable frequency synthesizer based on a finite state machine filter

    A wide-range programmable frequency synthesizer based on a finite state machine filter by Mohammed, Alser, Maher, Assaad, Fawnizu, Hussin

    Published 2013
    Get full text
    Get full text
    Citation Index Journal
    Save to List
    Saved in:
  6. 6
    CMOS IC Design and Verilog-A Modelling of 10-Gb/s PLL-Based Deserializer for Inter-Chip Communication in SOC

    CMOS IC Design and Verilog-A Modelling of 10-Gb/s PLL-Based Deserializer for Inter-Chip Communication in SOC by Assaad, Maher

    Published 2007
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:
  7. 7
    Ultra low power, harsh environment SOI-CMOS design of temperature-sensor based threshold-detection and wake-up IC

    Ultra low power, harsh environment SOI-CMOS design of temperature-sensor based threshold-detection and wake-up IC by Assaad, Maher

    Published 2010
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:
  8. 8
    Ultra low power CMOS circuits working in subthreshold regime for high temperature and radiation environments

    Ultra low power CMOS circuits working in subthreshold regime for high temperature and radiation environments by Boufouss, Elhafed, Francis, Laurent, Gerard, Pierre, Assaad, Maher

    Published 2011
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:

Search Tools: