Search Results - Khazani Abdullah M.
- Showing 1 - 3 results of 3
-
1
40 Gbit/s on-off-keyed system with 5.71 GHz clock recovery circuit using duty cycle division multiplexing by Amouzad Mahdiraji, G., Malekmohammadi, A., Fauzi Abas, A., Khazani Abdullah, M.
Published 2009Get full text
Get full text
Get full text
Conference or Workshop Item -
2
-
3
