Design and implementation of real data fast fourier transform processor on field programmable gates array
The Fast Fourier Transform (FFT) is an efficient method to achieve the Discrete Fourier Transform (DFT) with less number of operations. FFT utilizes the symmetry property in the DFT to calculate the output. For input length of N=2m, FFT requires only Nlog2N multiplications instead of the N2 multipli...
保存先:
第一著者: | Ahmed, Mohammed Kassim |
---|---|
フォーマット: | 学位論文 |
言語: | English |
出版事項: |
2015
|
主題: | |
オンライン・アクセス: | http://psasir.upm.edu.my/id/eprint/56225/1/FK%202015%2039.pdf http://psasir.upm.edu.my/id/eprint/56225/ |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
Fast fourier transform processor implementation for high inputs on field programmable gates array
著者:: Ali Abbas, Zaid
出版事項: (2018) -
Real time plate recognition for motorcycle using field programmable gate array
著者:: Mat Nong, Mohd Ali
出版事項: (2019) -
Sigma-delta analog to digital converter on field programmable gate array
著者:: Hamadani, Maral Faghani
出版事項: (2015) -
Development of an interactive learning tool for analysis of fast fourier transform from butterfly diagram
著者:: Mohamad Syeihri Bin Mohamad Ismail
出版事項: (2023) -
Enhance FIR implementation on FPGA using Systolic approach for fast processing and better throughput
著者:: Poovaneswaran, Murugasan
出版事項: (2016)